TC94A70FG
TC94A70FG
品質保證
品質保證
從我們的供應鍊網路採購的所有零件都經過嚴格的進貨檢驗流程。 這種細緻的檢查可確保客戶收到的零件是正品並符合要求的標準。 此外,我們還保存這些檢查的詳細記錄,以確保整個供應鏈的透明度和可追溯性。
認證
我們已成功獲得各項認證標準,並建立了自己的專業檢測實驗室。 這確保了我們向客戶提供的每件產品都符合最高的品質標準。 我們遵守嚴格的測試協議,以保持我們產品的一致性和準確性。 為了確保我們的產品是原裝正品,我們還與信譽良好的第三方檢測機構合作進行嚴格的品質測試。 我們對品質的承諾延伸到滿足行業、法律、監管和 ISO 9001:2015 的要求。
運輸與付款
運輸與付款
關於運送
我們通常會在幾個工作日內通過可靠的運輸公司(例如 FedEx、SF、UPS 或 DHL)運送訂單。 我們還支持其他運輸方式。 如果您想詢問具體的運輸細節或費用,請隨時與我們聯繫。
關於付款
我們接受多種支付方式,包括VISA、MasterCard、銀聯、西聯、PayPal等渠道。
如果您有特定的付款方式或想詢問費率和其他詳細信息,請隨時與我們聯繫。
電匯
Paypal
信用卡
西聯匯款
速匯金
服務與包裝
服務與包裝
About After Sales Service
All Parts Extended Quality Guarantee
自發貨之日起 90 天內發起申請。
與我們的工作人員確認退貨或換貨。
保持貨物收到時的原始狀態。
最後請注意,退貨或換貨的資格取決於對退貨商品實際狀況的評估。 在完成退貨或換貨流程之前,我們將評估收到的貨物。 如果您對退貨或換貨有任何疑問或需要進一步幫助,請隨時通過以下方式聯絡我們: [email protected]
關於包裝
在包裝方面,我們的產品均精心包裝在防靜電袋中,以提供ESD防靜電保護。 外包裝堅固耐用且閉合牢固。 我們支持各種包裝方法,例如捲帶式、切帶式、管式或託盤式。
例子
捲帶式
剪膠帶
管或託盤
TC94A70FG 數據表
目前的價格方案正在編制中。請聯絡我們的客戶服務團隊獲取最新的價格資訊。感謝您的理解和支援!
詳細說明
TC94A04AF/AFD is a single-chip audio Digital Signal Processor, incorporating 4 way stereo analog switch, 2 ch AD converter, 4 ch DA converter, and electronic volume for trimming.It is possible to realize many applications, such as sound field control -hall simulation, for example-, digital filter for equalizers, surround, base boost and something.Features• Incorporates a 4 ch-stereo analog switch for AD converter input.• Incorporates a 1 ch stereo line-out.• Incorporates a 1 bit ∑ ∆-type AD converter (two channels). THD: −82dB (typ.) S/N: 95dB (typ.)• Incorporates a 1 bit ∑ ∆-type DA converter (four channels). THD: −86dB (typ.) S/N: 98dB (typ.)• Incorporates a trimming analog volume for each output of DA converter. 0dB to −24dB (1dB step)• As digital input/output port, this has 3 input port (6 ch) and 1 output port (2 ch), enabling input/output of sampling of 96 kHz/24 bit.• Incorporates a built-in digital de-emphasis filter.• Incorporates a digital attenuator.• Incorporates a boot ROM to set a coefficient automatically, which enables to transfer an initial data from built-in ROM/RAM to registers at the time of resetting Boot ROM: 512 words• The DSP block specifications are as follows: Data bus: 24 bits Multiplier/adder: 24 bits × 16 bits + 43 bits → 43 bits Accumulator: 43 bits (sign extension: 4 bits) Program ROM: 1024 words × 32 bits Coefficient RAM: 384 words × 16 bits Coefficient ROM: 256 words × 16 bits Offset RAM: 16 words × 11 bits Data RAM: 256 words × 24 bits Interface buffer RAM: 32 words × 16 bits Operation speed: 22.5 MIPS (510 step/fs: master clock = 768 fs, fs = 44.1 kHz) Note 1: At the time of an analog input, approximately 170 steps (85 step/ch) in 510 step are used for the operation of the decimation filter for AD converters.• Incorporates data delay RAM (32 kbits). Delay RAM: 2048 words × 16 bits (32 kbits)• The microcontroller interface can be selected between Toshiba original 3 line mode and I2C mode.• CMOS silicon structure supports high speed.• Power supply is a single 5 V.• The package are 60-pin and 80 pin flat package.
主要特徵
- Incorporates a 4 ch-stereo analog switch for AD converter input.
- Incorporates a 1 ch stereo line-out.
- Incorporates a 1 bit ∑ ∆-type AD converter (two channels).
- THD: −82dB (typ.) S/N: 95dB (typ.)
- Incorporates a 1 bit ∑ ∆-type DA converter (four channels).
- THD: −86dB (typ.) S/N: 98dB (typ.)
- Incorporates a trimming analog volume for each output of DA converter. 0dB to −24dB (1dB step)
- As digital input/output port, this has 3 input port (6 ch) and 1 output port (2 ch), enabling input/output of sampling of 96 kHz/24 bit.
- Incorporates a built-in digital de-emphasis filter.
- Incorporates a digital attenuator.
- Incorporates a boot ROM to set a coefficient automatically, which enables to transfer an initial data from built-in ROM/RAM to registers at the time of resetting Boot ROM: 512 words
- The DSP block specifications are as follows:
- Data bus: 24 bits
- Multiplier/adder: 24 bits × 16 bits + 43 bits → 43 bits
- Accumulator: 43 bits (sign extension: 4 bits)
- Program ROM: 1024 words × 32 bits
- Coefficient RAM: 384 words × 16 bits
- Coefficient ROM: 256 words × 16 bits
- Offset RAM: 16 words × 11 bits
- Data RAM: 256 words × 24 bits
- Interface buffer RAM: 32 words × 16 bits
- Operation speed: 22.5 MIPS (510 step/fs: master clock = 768 fs, fs = 44.1 kHz)
- Note 1: At the time of an analog input, approximately 170 steps (85 step/ch) in 510 step are used for the operation of the decimation filter for AD converters.
- Incorporates data delay RAM (32 kbits).
- Delay RAM: 2048 words × 16 bits (32 kbits)
- The microcontroller interface can be selected between Toshiba original 3 line mode and I2C mode.
- CMOS silicon structure supports high speed.
- Power supply is a single 5 V.
- The package are 60-pin and 80 pin flat package.
規格
以下是所選零件的基本參數,涉及零件的特性及其所屬類別。
Part Life Cycle Code | Active | Reach Compliance Code | |
HTS Code ! | 8542.39.00.01 |
數據表 PDF
數據表記錄了器件的特性、絕對最大額定值、應用等,這對於作為器件特定應用的整體指南大有裨益。
推薦零件
-
Advanced, ultra-low-power microcontroller designed for low-power and space-constrained application
製造商: Toshiba America Electronic Components 包裝/箱: SOP
7,716 有存貨
貨物週期: 3~7 天
最小訂購量為 1